Volume 4 Number 3 (Jun. 2012)
Home > Archive > 2012 > Volume 4 Number 3 (Jun. 2012) >
IJCEE 2012 Vol.4(3): 373-379 ISSN: 1793-8163
DOI: 10.7763/IJCEE.2012.V4.515

Physical Design Optimization Using Evolutionary Algorithms

I. Hameem Shanavas and R. K. Gnanamurthy

Abstract—Minimizing the wirelength plays an important role in physical design automation of very large scale integration(VLSI) chips. The objective of wirelength minimization can be achieved by finding an optimal solution for VLSI physical design components like partitioning and floorplanning. In VLSI circuit partitioning, the problem of obtaining a minimum delay have prime importance. In VLSI circuit floorplanning the problem of minimizing silicon area is also a hot issue. Reducing the minimum delay in partitioning and area in floorplanning helps to minimize the wirelength. The enhancements in partitioning and floorplanning has influence on other criteria like power, cost, clock speed etc. Memetic Algorithm (MA) is an Evolutionary Algorithm that includes one or more local search phases within its evolutionary cycle to obtain the minimum wirelength by reducing delay in partitioning and by reducing area in floorplanning.MA applies some sort of local search for optimization of VLSI partitioning and floorplanning. The algorithm combines a hierarchical design technique like genetic algorithm and constructive technique like Simulated Annealing for local search to solve VLSI partitioning and floorplanning problem. MA can quickly produce optimal solutions for the popular benchmark.

Index Terms—Partition problem, floor plan, problem, saga.

I. H. Shanavas is with M.V.J College of Engineering, Bangalore -560067, India and Research Scholar, Anna University, Coimbatore, India(e-mail:hameemshan@gmail.com)
R. K. Gnanamurthy is Professor, Vivekanandha College of Engineering for Women, Trichengode-637205, India and Research Supervisor, Anna University, Coimbatore, India. (e-mail:rkgnanam@yahoo.co.in)

Cite: I. Hameem Shanavas and R. K. Gnanamurthy, "Physical Design Optimization Using Evolutionary Algorithms," International Journal of Computer and Electrical Engineering vol. 4, no. 3, pp. 373-379, 2012.

General Information

ISSN: 1793-8163 (Print)
Abbreviated Title: Int. J. Comput. Electr. Eng.
Frequency: Quarterly
Editor-in-Chief: Prof. Yucong Duan
Abstracting/ Indexing: EI (INSPEC, IET), Ulrich's Periodicals Directory, Google Scholar, EBSCO, ProQuest, and Electronic Journals Library
E-mail: ijcee@iap.org

What's New

  • Jun 03, 2019 News!

    IJCEE Vol. 9, No. 2 - Vol. 10, No. 2 have been indexed by EI (Inspec) Inspec, created by the Institution of Engineering and Tech.!   [Click]

  • Oct 11, 2019 News!

    IJCEE Vol 11, No 4 is available online now   [Click]

  • Oct 11, 2019 News!

    The dois of published papers in Vol 11, No 1- Vol 11, No 3 have been validated by Crossref

  • Aug 20, 2019 News!

    IJCEE Vol 11, No 3 is available online now   [Click]

  • Jun 03, 2019 News!

    IJCEE Vol. 11, No. 2 is available online now.   [Click]

  • Read more>>