Volume 2 Number 5 (Oct. 2010)
Home > Archive > 2010 > Volume 2 Number 5 (Oct. 2010) >
IJCEE 2010 Vol.2 (5): 830-837 ISSN: 1793-8163
DOI: 10.7763/IJCEE.2010.V2.236

Exploiting Statically Identified ILP for Network Processor Applications

Byeong Kil Lee

Abstract—Along with sharply increasing bandwidth requirements, modern network applications and new protocols demand highly intelligent and sophisticated processing over the network. Since these workloads require processing capability beyond state-of-the-art microprocessors, parallel architectures are required in order to handle the packet data without slowing down line speed. Network processors with various parallel architectures are appearing in the market, however, a thorough investigation of the implications of static versus dynamic scheduling of this class of emerging workloads has not been done. In this paper, we characterize the performance and power dissipation of statically identified ILP architectures, and we also compare them to dynamically scheduled architectures for network processing. In dynamically scheduled architectures, the power consumption of the instruction window greatly increases with increasing issue widths. On the other hand, statically scheduled architectures show better performance, as well as tremendous advantages in power, since they do not have instruction window wakeup/select, reorder buffer, and other scheduling related hardware modules. With the large parallelism and the loop nature of network applications, our experimental analysis supports static scheduling as an appropriate strategy for network processor applications.

Index Terms—Network processors, ILP, performance evaluation, workload characterization.

B. Lee, is with the Department of Electrical and Computer Engineering,The University of Texas at San Antonio, San Antonio, Texas 78249 USA.Phone: +1 210 4585027; Fax: +1 210 4585947; e-mail:byeong.lee@utsa.edu.

Cite: Byeong Kil Lee, "Exploiting Statically Identified ILP for Network Processor Applications," International
Journal of Computer and Electrical Engineering
vol. 2, no. 5, pp. 830-837, 2010.

General Information

ISSN: 1793-8163 (Print)
Abbreviated Title: Int. J. Comput. Electr. Eng.
Frequency: Quarterly
Editor-in-Chief: Prof. Yucong Duan
Abstracting/ Indexing: EI (INSPEC, IET), Ulrich's Periodicals Directory, Google Scholar, EBSCO, ProQuest, and Electronic Journals Library
E-mail: ijcee@iap.org

What's New

  • Jun 03, 2019 News!

    IJCEE Vol. 9, No. 2 - Vol. 10, No. 2 have been indexed by EI (Inspec) Inspec, created by the Institution of Engineering and Tech.!   [Click]

  • May 13, 2020 News!

    IJCEE Vol 12, No 2 is available online now   [Click]

  • Mar 04, 2020 News!

    IJCEE Vol 12, No 1 is available online now   [Click]

  • Dec 11, 2019 News!

    The dois of published papers in Vol 11, No 4 have been validated by Crossref

  • Oct 11, 2019 News!

    IJCEE Vol 11, No 4 is available online now   [Click]

  • Read more>>