

Simulation of Soft Switched Pwm Zvs Full Bridge Converter

Deepak Kumar Nayak and S.Rama Reddy

Abstract—This paper deals with the analysis and simulation of soft switched PWM ZVS full bridge DC to DC converter. The 48V DC is efficiently reduced to 12V DC using a DC to DC converter. This converter has advantages like reduced switching losses, stresses and EMI. Input DC is converted into high frequency AC and it is stepped down to 12V level. Latter it is rectified using a full wave rectifier. The simulation results are compared with the analytical results.

Index Terms—DC-DC converter, full bridge converter, soft-switching, zero voltage switching (ZVS)

I. INTRODUCTION

The continuing success of square-wave PWM topology in switching converters can be attributed to its ease of operation. The harmonics can easily be eliminated by power filter and it has a capability in allowing continuous and linear control of the frequency and fundamental component of the output voltage. But with the demands for higher power densities, the switching frequencies are approaching 1 MHz range. At these frequencies, square wave converters' switching losses become very high leading to excessive heat dissipation. Even if the increased switching frequency does not cause unacceptable switching losses, the oscillations caused by converter parasitic elements may cause high current and voltage stresses, which are almost unpredictable, depending on circuit layout. Suitable snubber circuits must therefore be adopted, which affect power density and converter reliability. The zero-voltage transition approach, as well as the active-clamp snubber approach, leads to zero-voltage switching of the transistors and zero-current switching of the diodes. These approaches have been successful in substantially improving the efficiencies of transformer-isolated converters.

The Zero-voltage switching (ZVS) phase shift modulated full bridge (PSM-FB) DC/DC converter with MOSFET switches has been proposed in [1],[2]. Low component count and zero full load switching losses enable this topology to achieve low cost, high power density, high efficiency, and low EMI, so for medium to high power DC/DC applications it is a good choice.

The phase-shifted PWM full bridge (FB) converter incorporates the leakage inductance of the transformer to achieve zero-voltage switching, but only achieves it near the full load condition.

Several new techniques for high frequency DC-DC conversion are there to reduce component stresses and switching losses while achieving high power density and improved performance. Among them, the full-bridge (FB) zero-voltage-switched (ZVS) converter is one of the most attractive techniques which is shown in Fig. 1. It is the most widely used soft-switched circuit in high-power applications, [1]–[3]. This constant-frequency converter employs phase-shift (PS) control and features ZVS of the primary switches with relatively small circulating energy. However, full ZVS operation can only be achieved with a limited load and input-voltage range, unless a relatively large inductance is provided in series with the primary winding of the transformer either by an increased leakage inductance of the transformer and/or by an additional external inductor. This increased inductance has a detrimental effect on the performance of the converter since it causes an increased loss of the duty cycle on the secondary side, as well as severe voltage ringing across the secondary-side output rectifiers due to the resonance between the inductance and the junction capacitance of the rectifier. The secondary-side ringing can be suppressed by an active snubber described in [2]. For implementations with an external primary inductor, the ringing can also be effectively controlled by employing primary-side clamp diodes D and D1 shown in Fig. 1, as proposed in [2]. While the snubber approaches in [1] and [2] offer practical and efficient solutions to the secondary-side ringing problem, they do not offer any improvement of the secondary-side duty-cycle loss.

Several techniques have been proposed to extend the ZVS range of FB ZVS converters without the loss of duty cycle and secondary-side ringing [4]–[7]. Generally, these circuits utilize energy stored in the inductive components of an auxiliary circuit to achieve ZVS for all primary switches in an extended load and input voltage range. Ideally, the auxiliary circuit needs to provide very little energy, if any, at full load because the full-load current stores enough energy in the converter's inductive components to achieve complete ZVS for all switches. As the load current decreases, the energy provided by the auxiliary circuit must increase to maintain ZVS, with the maximum energy required at no load. The energy stored for ZVS is independent of load as described in [4] and [5]. Adaptive energy storage in the auxiliary circuit has been introduced in [6] and [7]. However, these converters have to use large inductors so, high circulating energy that is needed¹ to achieve no-load ZVS and that is due to a relatively large inductor employed to assist ZVS.




Fig.1 PWM Full Bridge Converter

In this paper, a FB ZVS converter with adaptive energy storage that offers ZVS of the primary switches over a wide load range with greatly reduced no-load circulating energy and with significantly reduced secondary-side duty cycle loss is introduced with PWM control. ZVS full bridge DC to DC converter with ZVS over the entire range is given by [8]. High power density multikilowatt DC to DC converter with galvanic isolation is given by [9]. The literature [1] to [9] does not deal with the modeling and simulation of closed loop controlled PWM ZVS full bridge converter. This work aims to develop circuit model for ZVS full bridge converter.

II. PWM ZVS FB CONVERTER WITH AUXILIARY TRANSFORMER

Fig. 2 shows the FB ZVS converter circuit diagram that provides ZVS for the bridge switches over a wide range of load current. It employs low-power auxiliary transformer TRA to extend the ZVS range. The primary of auxiliary transformer TRA is connected to the center tap of power transformer TR and the ground through blocking capacitor C1, whereas its secondary is connected in series with the primary winding of power transformer TR and inductor Lp. Auxiliary transformer TRA is only used to adaptively store a relatively small amount of energy into primary inductor that is required for ZVS. Finally, two diodes are connected from the node connecting the primary of the power transformer and the secondary of the auxiliary transformer to the positive and negative (ground) rails of the bridge to provide a path for the current through primary inductor, Lp which is used to store ZVS energy.

When the load voltage is regulated, as the load current and/or input voltage decreases, the duty cycle of each PWM switch, i.e., switches Q3 and Q4 decreases so that the volt-second product on the windings of power transformer TR also decreases. At the same time, the volt-second product on the windings of auxiliary transformer TRA increases, which proportionally increases the energy stored in the primary inductor. Due to the adaptive nature of the energy available for ZVS stored in the primary inductor, which increases as the load current and/or input voltage decreases, the proposed circuit can achieve ZVS in a very wide range of load current, including no load, with minimal circulating energy.




Fig.2 FB ZVS converter with auxiliary transformer

Technical Specifications of Fig.2:

DC input voltage=48V, Lp=84μF, R=10Ω,
L1=0.07μH, C7=1200μF, C5=0.5μF, C6=12μF,
Operating frequency =20KHz.

In the modified circuit, since the ZVS energy stored in the primary inductor is dependent on its inductance value and the volt-second product of the secondary of auxiliary transformer TRA, the size of the primary inductor can be minimized by properly selecting the turns ratio of auxiliary transformer TRA. As a result, the size of the primary inductor is very much reduced compared to that of the conventional PS FB converter shown in Fig.1. In addition, since the auxiliary transformer does not need to store energy, its size can be small. Finally, because the energy used to create the ZVS condition at light loads is not stored in the leakage inductances of transformer TR, the transformer's leakage inductances can also be minimized. As a result of the reduced total primary inductance, i.e., the inductance of the primary inductor used for ZVS energy storage and the leakage inductance of the power transformer, the proposed converter exhibits a relatively small duty-cycle loss, which minimizes both the conduction loss of the primary switches and the voltage stress on the components on the secondary side of the transformer, which improves the conversion efficiency. Moreover, because of the reduced total primary inductance, the secondary-side parasitic ringing is also reduced and is effectively controlled by primary side diodes D and D1.

III. OPERATIONAL PRINCIPLE

The circuit diagram of the modified converter is shown in Fig.2. The primary side consists of four switches, two diodes, one inductor, and one capacitor. It employs low power auxiliary transformer TRA to extend the ZVS range. At light loads energy used to create ZVS is not stored in the leakage inductance of the transformer TR. So, The transformer's leakage inductance can be minimized. Energy stored in primary inductor depends on volt-second product of the secondary of auxiliary transformer TRA and inductance value. So by selecting proper turn ratio of auxiliary transformer TRA, the size of the primary inductor can be minimized. Auxiliary transformer is not used to store energy. So, its size can be small. Several assumptions are made as follows.

- 1) Capacitance of capacitor C5 is large enough so that the capacitor can be modeled as a constant voltage source.
- 2) The inductance of output filter L1 is large enough so that during a switching cycle the output filter can be modeled as a constant current source.
- 3) The leakage inductance of auxiliary transformer TRA and the magnetizing inductances of both transformers are neglected.
- 4) The resistance of each conducting switch is zero, whereas the resistance of each non-conducting switch is infinite.
- 5) Current through primary side of auxiliary transformer TRA is zero.




Fig 3(d) The circuit diagram at (t₃ to t₄)




Fig 3(a) The circuit diagram at (t₀ to t₁)




Fig 3(b) The circuit diagram at (t₁ to t₂)




Fig 3(c) The circuit diagram at (t₂ to t₃)

As shown in Fig.3(a), at $t=t_0$, load current flows through rectifier D3 and the lower secondary of power transformer TR. when diagonal switches Q1 and Q2 are conducting. Since during this topological stage diodes D and D1 are reverse biased, the reflected primary current is flowing through closed switch Q1, primary inductor L_p winding N_2 of auxiliary transformer TRA, primary winding N_p of transformer TR, and closed switch Q4. Since the impedance of the primary inductor L_p and winding N_2 of auxiliary transformer TRA are very small compare to primary referred filter inductor L_o . Let V_o' is the primary referred output DC voltage.

Slope of the primary current is given by $(V_{DC} - V_o')/L_o$. Centre tap of primary voltage is given by $V_p/2 = V/2$ because impedance of primary inductor L_p and winding N_2 of TRA are small. At $t=t_1$ as shown in Fig. 3(b), switch Q4 is turned off, primary current starts charging output capacitance C4 of switch Q4 and discharges output capacitance C3 of switch Q3. The total required energy to charge C4 and discharge C3 is provided not only from the stored energy of L_p , but also from the stored energy of the output filter inductor. Since the stored energy in the output filter inductor is significantly larger than the required energy to charge C4 and discharge C3, these capacitors are assumed to be charged and discharged linearly. Voltage across switch Q4 increases towards V and voltage across switch Q3 decreases towards zero. Primary winding voltage of auxiliary transformer increases from zero to $V/2$ and secondary winding of auxiliary transformer increases from zero to $V/2n_i$ where n_i is the auxiliary transformer turn ratio. Diode D starts conducting because of increasing secondary voltage of auxiliary transformer. After voltage across Q3 reaches zero diode across Q3 starts conducting at $t=t_2$ as shown in Fig. 4(c).

When the voltage across switch Q3 becomes zero, voltage across the power transformer also becomes zero since the primary of the transformer is shorted by the simultaneous conduction of the body diode of Q3 and diode D. As a result, the secondary windings are also shorted so that rectifiers D2 and D3 can conduct the load current simultaneously. However, because of the leakage inductance of transformer TR, load current I_o is still carried by the lower secondary through rectifier D3 since no voltage is available to commutate the current from the lower secondary and D3 to the upper secondary and D2 if ideal components are assumed. With real components this commutation voltage exists, but is

too small to commute a significant amount of current from the lower to the upper secondary so that even with real components the majority of the current is still found in the lower secondary and its corresponding rectifier D3. So, during this stage when switches Q1 and Q3 are conducting, primary current stays nearly unchanged.

During this stage, diode D is conducting and voltage V_2 is applied directly across primary inductor L_p , Which increases current I_2 until Q1 is turned off at $t=t_3$ as shown in Fig 4(d). Current $I_2(t)$ in the interval of t_2 to t_3 can be given as

$$I_2(t) = I_p + I_d(t) = I_o/n + \{V/ 2niL_p(t-t_2)\} \quad (1)$$

Where $I_d(t)$ is the current across diode D.
 n =turn ratio of power transformer.

During this stage, the voltage across switch Q3 is kept zero due to D. So switch Q_3 is turned on with ZVS. After Q1 is turned off ,current I_2 begins charging output capacitance C_1 of switch Q1 and discharging capacitance C_2 of switch Q2. The total energy required to charge C_1 and discharge C_2 is supplied from the stored energy in the primary inductor L_p . To achieve ZVS energy stored in the primary inductor (E_{LP}) must be higher than total energy required to charge C_1 and discharge C_2 .

$$E_{LP} \geq CV^2 \quad (2)$$

Where $C_1 = C_2 = C$

Using equation (1)

$$E_{LP} = \frac{1}{2} L_p \left(\frac{I_o}{n} + \frac{V(1-D)}{4niL_p f_s} \right)^2 \quad (3)$$

Where f_s is the switching frequency.

From equation (2) and (3)

$$L_p \left(\frac{I_o}{n} + \frac{V(1-D)}{4niL_p f_s} \right) \geq 2CV^2 \quad (4)$$

Where D is the duty cycle of the converter.

Then primary current continue to flow through antiparallel diode of switch Q2 so that Q2 can be turned on with ZVS.

In this stage Voltage V_{s1} across switch Q1, which is in opposition to voltage V_2 , is increasing and current I_d starts decreasing. When I_d becomes zero Diode D stops conducting so that primary current starts decreasing. Load current I_o also begins to commute from the lower secondary and D3 to upper secondary and D2. When the commutation of the load current from the lower to upper secondary is completed, the primary current commutation from the positive to negative direction is also finished.

The circuit stays with diagonal switches Q2 and Q3 turned on until the switch Q3 is turned off. Second half of the switching period is exactly the same as the first half of the switching period.

The circuit stays with diagonal switches Q2 and Q3 turned on until the switch Q3 is turned off. Second half of the switching period is exactly the same as the first half of the switching period.

IV. SIMULATION RESULTS

The ZVS DC to DC converter is simulated using matlab simulink and the results are presented here.




Fig.4 Simulink Model Of ZVS DC to DC converter

Simulink model of DC to DC converter is shown in Fig 4. Driving pulses are shown in Fig. 5.

DC input voltage is shown in Fig 6. Output voltage across Q1 & Q2 is shown in Fig 7. Voltage across Q3 & Q4 are shown in Fig 8. Secondary voltage is shown in Fig 9. DC output current and voltage are shown in Fig. 10. DC output voltage is 12V and the current is 1A. It can be seen that the DC output is free from ripple




Fig.5 Driving Pulses

For constant-frequency, variable duty cycle control of the proposed converter, switches Q1 and Q2 always operate with approximately 50% duty cycle, whereas switches Q3 and Q4 have a duty cycle in the range from 0% to 50% as shown in Fig 5.




Fig.6 DC Input Voltage




Fig.7 Output Voltage across Q1 and Q2




Fig.8 Output voltage across Q3 and Q4




Fig. 9 Voltage across the secondary




Fig.10 DC output current and voltage




Fig.11 Open loop system




Fig.12 Dc input voltage with disturbance




Fig.13Dc output voltage with disturbance




Fig.14 Closed loop system




Fig. 15 Dc input voltage with disturbance




Fig. 16 Dc output voltage with disturbance




Fig. 17 Output current and voltage with disturbance

V. COMPARISON OF OPEN LOOP SYSTEM WITH CLOSED LOOP SYSTEM

Simulink model of open loop system is shown in Fig.11 where input is given with disturbance. Fig.12 shows the DC input voltage with disturbance. Fig.13 shows DC output voltage with disturbance. When input voltage changes due to disturbance in Fig.12, output voltage also changes.

Simulink model of closed loop system is shown in Fig.14. It consists of a feedback circuit. The R.M.S value of instantaneous voltage signal is taken from the output. To reduce the output, a gain of 0.95 is taken and given to the subtractor. Other input to the subtractor is the set voltage of 12V. Output of subtractor is the error signal which is given to the PI controller. The output of PI controller is given to the two comparators whose outputs are PWM waves. They are fed to the gates of MOSFETs 5&7as control signals. The Fig.15 shows DC input voltage with disturbance and Fig.16 shows DC output voltage with disturbance where output

voltage changes with input. But the output reduces to a value of 12V. Output current and voltage with disturbance are shown in Fig.17. Thus the closed loop system is able to maintain constant voltage.

VI. CONCLUSION

ZVS DC to DC converter is modeled using the blocks of simulink. Soft switched ZVS PWM DC to DC Converter is analysed and simulated and results are presented. Conversion from 48V DC to 12V DC is done using soft switched PWM converter. Switching losses and stresses are reduced using zero voltage switching. The simulation results are similar to the predicted results. This converter can be used for battery charging and Electrolysis. The scope of this work is the modeling and simulation of ZVS DC to DC converter. Hardware implementation is yet to be done. The simulation results are in line with the predictions.

REFERENCES

- [1] R. Redl, N. O. Sokal, and L. Balogh, "A novel soft-switching full bridge dc-dc converter: analysis, design considerations, at 1.5 kW, 100 kHz," *IEEE Trans. Power Electron.*, vol. 6, no. 4, pp. 408– 418, Jul. 1991
- [2] J. A. Sabaté, V. Vlatkovic', R. B. Ridley, and F. C. Lee, "High-voltage, high-power, ZVS, full-bridge PWM converter employing an active snubber," in *Proc. IEEE APEC'91*, 991, pp. 158–163.
- [3] W. Chen, F. C. Lee, M. M. Jovanovic', and J. A. Sabaté, "A comparative study of a class of full bridge zero-voltage-switched PWM converters," in *Proc. IEEE APEC'95*, 1995, pp. 893–899.
- [4] P. K. Jain, W. Kang, H. Soin, and Y. Xi, "Analysis and design considerations of a load and line independent zero voltage switching full bridge DC/DC converter topology," *IEEE Trans. Power Electron.*, vol. 17, no. 5, pp. 649–657, Sep. 2002.
- [5] R. Ayyanar and N. Mohan, "Novel soft-switching DC-DC converter with full ZVS-range and reduced filter requirement – Part I: Regulated output applications," *IEEE Trans. Power Electron.*, vol. 16, no. 2, pp. 184–192, Mar. 2001.
- [6] A. J. Mason and P. K. Jain, "New phase shift modulated ZVS fullbridge DC/DC converter with minimized auxiliary current for medium power fuel cell application," in *Proc. IEEE Power Electron. Spec. Conf (PESC)*, 2005, pp. 244–249.
- [7] Y. Jang and M. M. Jovanovic', "A new family of full-bridge ZVS converters," *IEEE Trans. Power Electron.*, vol. 19, no. 3, pp. 701–708, May 2004.
- [8] Mangesh Borage, Sunil Tiwari, Shubhendu Bharadwaj, and Swarna Kotaiah, "A Full-Bridge DC-DC Converter with Zero-Voltage-Switching over the Entire Conversion Range," *IEEE Trans. Power Electron.*, vol. 23, No. 4, July 2008.
- [9] Martin Pavlovsky, Sjoerd Walter Hero de Haan, and Jan Abraham Ferreira, "Reaching High Power Density in Multikilowatt DC-DC Converter With Galvanic Isolation," *IEEE Trans. Power Electron.*, vol. 24, no. 3, March 2009.



Deepak Kumar Nayak has obtained his degree A.M.I.E in Electronics and communication Engineering from Institution of Engineers (India) in the year 2002 and M.E in applied electronics from Anna University in the year 2005. He is presently a research scholar at Jerusalem College of Engineering centre for collaborative Research Anna University. He is working in the area of DC to DC converters. He is a member of IACSIT.



S. Rama Reddy is professor Electrical Department, Jerusalem College of Engineering, Chennai. He obtained his L.E.E from S.M.V.M Polytechnic, Tanuku, A.P, A.M.I.E in Electrical Engineering from Institution of Engineers (India), M.E in power systems from Anna University, Madras and Ph.D in the area of power electronics from Anna University. He has published over 20 technical papers in national and international conference proceedings/

Journals. He has secured A.M.I.E institution gold medal for obtaining highest marks. He has secured AIMO best project award. He has worked in Tata Consulting Engineers, Bangalore and Anna University, Madras. He has teaching experience of 18 Years. His research interest is in the areas of resonant converters and solid state drivers. He is life member of Institution of Engineers (India), India society for technical education, system society of India and society of power Engineers. He is a fellow of institution of Electronics and Telecommunication Engineers (India). He has published text books on power Electronics and Solid state circuits.