An Efficient Strategy to Generate High Resolution Three-Phase Pulse Width Modulation Signal Based on Field Programmable Gate Array

Tole Sutikno, Member, IACSIT & IEEE, Mochammad Facta, Member, IEEE

Abstract—Pulse Width Modulation (PWM) is a common technique used in many different applications. This technique is the heart of the inverter system. This paper reported a modified strategy in asynchronous unipolar sinusoidal PWM (SPWM) switching scheme based on ACEX1K50TC144-3 Altera Field Programmable Gate Array (FPGA). The carrier frequency was designed for 20 kHz and the fundamental frequency was designed to adjust 1 to 100 Hz, with step increase in 1 Hz. A new SPWM signal generation strategy is proposed and compared to traditional SPWM generation technique. The design entry is conducted by Max+plus II version 10.2 through schematic and VHDL programming. The verification in level simulation and hardware realization has been done. As the result, the proposed modified SPWM signal generation strategy works properly and can reduces the usage of logic cell (LC) until 63.75%.

Index Terms—Drive, FPGA, inverter, PWM.

I. INTRODUCTION

Pulse Width Modulation (PWM) has become the facto in industrial standard. PWM is a common technique used in many different applications. This technique is the heart of the inverter system control signal. Up to now, many types of modulating modes have been brought forward in motion control and power conversion, such as sinusoidal PWM, space vector PWM, current tracking PWM, harmonic elimination PWM and so on [1, 2, 3, 4]. These methods have some advantages and disadvantages, but the most widely techniques used are the sinusoidal PWM and the space vector PWM.

Most of these PWM techniques are realized by software and motion control Application-Specific Integrated Circuit (ASIC). There are also some analog circuits in ASIC. ASIC is a very good approach to generate PWM signals; its’ performance and cost have challengeable advantages. However, their design is limited by semiconductor manufacturers and the users cannot change their functions. The most famous SPWM ASICs include Siemens SLE4520, Marconi MA818, and Phillips HEF4752V. They are successful as the total digital control IC, and they can be used independently as well as incorporated into a microprocessor-based system [5]. But the switching frequency can be up to 1000Hz, so it is only suitable for low speed power devices as BJT and GTO, not for IGBT or MOSFET.

Many efforts have been conducted to make strategies of PWM generation in analog or digital domain. The digital PWM generation techniques have successfully eliminated the component drift and tolerance problems associated with earlier analogue implementation. The digital designs based on FPGA have been used successfully in many different electric system applications such as in power converter PWM inverter. Speed performance is considered as an appropriate solution in order to boost the performance of controllers for industrial control systems as an effort to reduce the gap between the analog and digital world [6, 7]. Designing a PWM inverter drive using FPGA has several advantages, such as quick, modifiable, and suitable for prototyping.

The PWM technique has been the subject of intensive research. Recently several researches were conducted in generating PWM with FPGA. De Castro, et al [8] who had created single PWM based on XC3S200-4FT256 Spartan FPGA by using the DLL (or PLL) available in almost FPGA for single phase inverter drive. Md Isa, et al [9] had created unipolar SPWM for single phase inverter drive based on FPGA, but they did not state what type of the FPGA was used. The design and simulation is conducted by using Max Plus II software. However, the unipolar SPWM method offers a good opportunity for the realization of the inverter control [10].

This paper has proposed a new unipolar SPWM signal generation strategy for three phase inverter drive based on FPGA. By using the higher carrier frequency and the proper ratio of carrier and modulated reference frequency, this method has possibility to reduce the harmonics in three phase converter. Also by using only 1/6 segments of modulating signal in each phase, it is expected that this technique can reduce the usage of logic cells (LCs) in the Altera FPGA, and the memory requirements.

II. THREE PHASE SPWM SIGNAL GENERATION TECHNIQUE

In conventional method, SPWM uses a sinusoidal modulator and a triangular carrier wave. By comparing these two signals, the control pulses of each inverter branch are determined. The conventional SPWM generation technique
is shown in Fig. 1. Fig. 2 shows a diagram block of high resolution conventional three phases SPWM signal generation based on FPGA.

Fig. 1. Conventional SPWM generation technique.

Fig. 2. Diagram block of high resolution traditional three phase SPWM signal generation based on FPGA

III. PROPOSED SPWM SIGNAL GENERATION STRATEGY

The developed SPWM is based on symmetrical sampling. The triangular carrier and the sinusoidal modulating signal are used. The principle of proposed SPWM signal generation is improved and based on conventional SPWM generation technique, with each phase is divided into 60° segments; the SPWM is generated for the first 60° by storing samples to form a three phase modulating signal as shown in Fig. 3. This technique is possible to reduce the usage of LCs in Altera FPGA. The decoding of the look-up table to form the full wave of the three phase modulating signals is shown in Table 1.

Fig. 3. The only first 60° sine waveform is used in the proposed SPWM generation

<table>
<thead>
<tr>
<th>Angle (°)</th>
<th>A phase</th>
<th>B phase</th>
<th>C phase</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-60</td>
<td>a</td>
<td>c</td>
<td>b</td>
</tr>
<tr>
<td>60-120</td>
<td>-c</td>
<td>-b</td>
<td>-a</td>
</tr>
<tr>
<td>120-180</td>
<td>b</td>
<td>a</td>
<td>c</td>
</tr>
<tr>
<td>180-240</td>
<td>-a</td>
<td>-c</td>
<td>-b</td>
</tr>
<tr>
<td>240-300</td>
<td>c</td>
<td>b</td>
<td>a</td>
</tr>
<tr>
<td>300-360</td>
<td>-b</td>
<td>-a</td>
<td>-c</td>
</tr>
</tbody>
</table>

IV. HARDWARE IMPLEMENTATION

In this work, the proposed SPWM strategies is done using Max+plus II Baseline version 10.2, which is the Altera development tool. Its converts the design idea into configuration data files, and it is loaded to the Altera FPGA device. The ACEX1KTC50144-3 Altera FPGA is used in this research. The top-level diagram of traditional SPWM generation is shown in Fig. 4. Fig. 5 shows the top-level diagram of proposed SPWM generation.

Fig. 4. The top-level diagram of traditional SPWM generation

Fig. 5. The top-level diagram of proposed SPWM generation
V. RESULTS AND DISCUSSIONS

The comparison of the usage of logic cells between conventional and proposed SPWM generation is shown in Fig. 6. The calculation in this Fig. show that the proposed SPWM signal generation strategy reduces the usage of logic cell (LC) until 63.75%, if it is compared traditional technique.

This SPWM generator design is providing dead time system in order to prevent the upper and lower leg of inverter circuit not being short circuit. The output of dead system is designed and shown in Fig. 7. By this system, the possibility of upper and lower leg of inverter “on” together is avoided.

In the next step, after the design verification of clock system, counter, reference and carrier signal memory, modulator and dead time system of SPWM generator is tested as the complete design of SPWM generator based on FPGA. The simulation results are shown in Fig. 8 and 9. Figure 8 and 9 show that the output of fundamental frequency and the signal shifted of each phase works properly.

![Fig. 8. Fundamental frequency of three phase SPWM generator simulation output](image)

![Fig. 9. Phase shifted by 120° of three phases SPWM generator simulation output](image)
practical result for output stator current ($I_a$), output phase-to-phase voltage ($V_{ab}$), and frequency spectrum. This figure shows that the practical result obtained from test-rig is in good agreement.

VI. CONCLUSION

This paper has been present ACEx1K50TC144-3 Altera FPGA implementation for a new efficient strategy for a high resolution of asynchronous unipolar sinusoidal PWM (SPWM) generation with the carrier and fundamental frequency has designed in 20 kHz and 1-100 Hz with increase step in 1 Hz respectively. The design is conducted using by Max+plus II version 10.2 through schematic and VHDL programming entry design. The verification in level simulation and hardware implementation has been done. The new strategy of SPWM signal generation has been compared to conventional SPWM generation technique. As the result, the proposed SPWM signal generation strategy can reduce the usage of logic cell (LC) until 63.75%.

REFERENCES


Tole Sutikno (M’07  IEEE) received his B.Eng. degree in electrical engineering from Diponegoro University (UNDIP), Semarang, Indonesia, his M.Eng. degree in Power Electronics from Gadjah Mada University UGM), Yogyakarta, Indonesia, in 1999 and 2004, respectively. Since 2001 he has been a lecturer in Electrical Engineering Department, Universitas Ahmad Dahlan (UAD), Yogyakarta, Indonesia. He is currently pursuing PhD degree in Energy Conversion Department, Universiti Teknologi Malaysia (UTM), Johor, Malaysia. His research interests include the field of power electronics, motor drive systems and field programmable gate array (FPGA) applications. Email: tslutikno@ieee.org or tole@ee.uad.ac.id

Mochammad Facta (M’07  IEEE) received his full bachelor degree in electrical power engineering from University of Hasanuddin, Ujung Pandang, Indonesia, his master degree with cum laude in Electrical Power System from Institute of Technology 10 Nopember Surabaya, Indonesia, in 1996 and 1999 respectively. Since 1999, he has been a lecturer and researcher in Electrical Engineering Department of Universitas Diponegoro, Semarang Indonesia. He is currently pursuing PhD degree in Energy Conversion Department, Universiti Teknologi Malaysia (UTM), Johor, Malaysia. His research interests are in electrical power system, electrical machines, power electronics, and converters for plasma generations. Email: facta@ieee.org or facta@elektro.ft.undip.ac.id