A Combined Multipulse-Multilevel Inverter Suitable For High Power Applications

B. Geethalakshmi and P. Dananjayan

Abstract— Power electronic devices are finding increased applications in the transformation of electrical energy into useful forms, especially at higher power levels. The recent trend in power electronic converters is to switch the power semiconductor devices in power modulators at increased frequencies with a view to minimize harmonics, enhance power quality and regulate the output voltage. This paper is aimed to present the design of high power inverter topology capable of producing a near sinusoidal ac voltage with minimal harmonic distortion which enables its use in high power applications. The analytical expressions for the proposed inverter output voltages using Fourier analysis have been obtained. Vector diagrams are drawn to clearly illustrate the mechanism of harmonic cancellation in the proposed multipulse-multilevel inverter topology. The complete digital simulation of the proposed VSI is performed using MATLAB/Simulink and the simulation results closely agreed with the analytical results.

Index Terms— Multi-pulse inverter, Multi-level inverter, Phase shifting transformer, Total Harmonic Distortion, Voltage source inverter.

I. INTRODUCTION

The progress of a nation is assessed by its economic growth, industrial development besides technological advancements. The per capita consumption of electrical energy is treated as a measure to evaluate the overall progress. It is imperative that the existing resources are fully utilized before venturing to look for alternatives, in the present energy crisis scenario. However, it is equally important to realize the rapid depletion of energy sources and contemplate measures to augment its sustainability.

The field of power electronics has witnessed tremendous development in recent times. The advent of new power controlled devices has contributed significantly to an enhanced performance of the existing power converters. The birth of innovative converter topologies has paved the way for further improving the overall power quality. It has contributed to build sophisticated utilities and enable precise control of flow of power over the transmission lines.

Inverters are generally used in a host of applications that include variable speed drive, uninterruptible power supplies, flexible AC transmission systems (FACTS), high voltage dc transmission (HVDC) systems, active filters, etc. The output voltage waveforms of ideal inverters should be sinusoidal. But, the waveforms of practical inverters are non-sinusoidal and contain certain harmonics. Square wave or quasi-square wave voltages may be acceptable for low- and medium-power applications. However, low distorted sinusoidal waveforms are required for high power applications especially when they are used in power system applications.

II. EVOLUTION OF HIGH POWER INVERTERS

The traditional two-level VSI produces a square wave output as it switches the direct voltage source on and off. However for high voltage applications, a near sinusoidal ac voltage with minimal harmonic distortion is required. In order to realise higher voltages, each main switch of the 2-level inverter is formed by connecting many semiconductor devices in a series/parallel fashion. It is essential that with this arrangement, the electrical and thermal characteristics of the series and/or parallel connected semiconductor devices should be matched [1].

In response to the growing demand for high power inverter units, multipulse inverters (MPI) have drawn increased interest in the field of research and industry [2-4]. A multipulse inverter generates a staircase wave closely resembling a sine wave by connecting number of identical three-phase inverter bridges through phase shifting transformers (PST). The high power STATCOM commissioned at Sullivan substation, United States used 48-pulse voltage source inverter in order to obtain higher operating voltages with less harmonic content [6]. The key problem with the multipulse inverter is the requirement of magnetic interfaces constituted by complex zig-zag phase shifting transformers which tremendously increases the cost of the complete system [1].

An attractive alternative to the multipulse inverter is the multilevel inverter (MLI) [6-11] which has evolved in three different topologies namely diode clamped multilevel inverter
(DCMLI), [6, 7] flying capacitor multilevel inverter (FCMLI) [8] and cascaded multilevel inverter (CMLI) [9, 10]. Among the three configurations, the CMLI with a separate dc capacitor is widely accepted for applications in high power drives and utility systems due to its modularized circuit layout and sufficiently high operating voltages [11].

Though the basic concept of the CMLI has existed over more than two decades, it was not fully realized until F.Z. Peng and J.S. Lai [9] patented it. The CMLI consists of a number of H-bridge power conversion cells with each cell supplied by an isolated source on the dc side and series connected on the ac side so as to produce a staircase waveform. A premium quality output waveform can be achieved with a sufficiently high number of voltage levels. However, the number of voltage levels is limited due to control complexity and cost. Besides, a large number of dc capacitors are required whose voltages must be balanced in order to avoid over-voltages on any particular link. The critical review of literature shows neither multipulse inverter nor multilevel inverter is useful on their own. A hybrid inverter topology incorporating the advantages of both MPI and MLI will be attractive.

In the present work it is proposed to build up a forty eight pulse inverter topology through the twenty four pulse configuration in which each individual two level inverters are converted to 3-level diode clamped structures. This new topology enjoys the benefits of both the MPI and MLI configurations and is referred as combined multipulse-multilevel inverter topology. The harmonic performance of this inverter topology is evaluated through MATLAB based simulation. It establishes that this structure almost offers the same response as that of a forty eight pulse inverter in respect of THD.

### III. Proposed Inverter Topology

The proposed configuration shown in Fig.1 is obtained by combining four three-level diode clamped multilevel inverters with an adequate phase shifts between them. The voltages generated by each of the three level inverters are applied to the secondary windings of four different PSTs. Two of them are Y-Y transformers with a turns ratio of 1:1 and the remaining two are Δ-Y transformers with a turns ratio of 1:√3. The primary windings of the PSTs are connected in series and the proper pulse pattern as tabulated in Table 1 is maintained so that the fundamental components of the individual 3-level inverters are added in phase on the primary side.

![Fig.1 Combined multipulse-multilevel inverter](image)

In this configuration the number of PST requirement is reduced to half of that needed in 48-pulse inverter. Though the configuration is similar to a 24-pulse inverter, it provides very less THD as that of the 48-pulse inverter. This is possible by selectively eliminating the 23rd and 25th harmonic components through the appropriate selection of the conduction angle (σ) of the individual three-level inverter units.

<table>
<thead>
<tr>
<th>Coupling transformer</th>
<th>Gate pulse pattern</th>
<th>Phase shifting transformer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y-Y</td>
<td>+7.5°</td>
<td>-7.5°</td>
</tr>
<tr>
<td>Δ-Y</td>
<td>-22.5°</td>
<td>-7.5°</td>
</tr>
<tr>
<td>Y-Y</td>
<td>-7.5°</td>
<td>+7.5°</td>
</tr>
<tr>
<td>Δ-Y</td>
<td>-37.5°</td>
<td>+7.5°</td>
</tr>
</tbody>
</table>

Each unit in the proposed structure is a diode clamped three-level inverter configuration as shown in Fig.2. The dc-bus voltage is split into three levels by two series connected bulk capacitors, \( C_1 \) and \( C_2 \). The output voltage \( v_{dc} \) has three states namely \( V_{dc}/2 \), 0 and \( -V_{dc}/2 \) when the switch pairs \( S_1 \) & \( S_2 \), \( S_2 \) & \( S_1' \) and \( S_1 \) & \( S_1' \) are switched ON respectively. In general the conduction angle \( \sigma \) of the three-level inverter is chosen as

\[
\sigma = 180° \left( 1 - \frac{1}{m} \right)
\]  

where \( m \) is the harmonic component which is to be eliminated.
The phase-to-phase voltage and the phase-to-neutral voltage of a single three level diode clamped multilevel inverter with conduction angle $\sigma$ are described in Fig.3.

Carrying out the Fourier analysis of the inverter output voltage, the instantaneous phase-to-neutral voltage is expressed as:

$$v_{an}(t) = \sum_{m=1}^{\infty} V_{anm} \sin m\omega t$$  \hspace{1cm} (2)

where

$$V_{anm} = \frac{4}{\pi} \int_{\frac{\pi}{2}}^{\frac{\pi}{2} - \sigma} V_{DC} \sin m\omega t \sin m\sigma \, d\omega t$$ \hspace{1cm} (3)

$$V_{anm} = \frac{2V_{DC}}{m\pi} \cos \left( \frac{\pi - \sigma}{2} \right)$$ \hspace{1cm} (4)

Similarly, the instantaneous phase-to-phase voltage is expressed as

$$v_{ab}(t) = \sum_{m=1}^{\infty} V_{abm} \sin \left( m\omega t + \frac{\pi}{6} \right)$$ \hspace{1cm} (5)

where

$$V_{abm} = \frac{2}{\pi} \int_{\frac{\pi}{6}}^{\frac{\pi}{6} - \frac{\sigma}{2}} V_{DC} \sin \left( m\omega t + \frac{\pi}{6} \right) \, d\omega t$$ \hspace{1cm} (6)

$$V_{abm} = \frac{4V_{DC}}{m\pi} \sin \frac{m\sigma}{2} \cos \frac{m\pi}{6}$$ \hspace{1cm} (7)

The voltages $v_{an}(t)$ and $v_{ab}(t)$ exhibit a similar pattern except that they are phase shifted by 120° and 240° respectively. Similarly, the phase voltages $v_{ca}(t)$ and $v_{cd}(t)$ are also phase shifted by 120° and 240° respectively. It contains only odd harmonics in the order of 6r±1, where $r$ is a numeral can assume values 1, 2, 3, ....

In general star and delta connected windings have a relative phase shift of 30° and the three-level inverters connected to each of these Y and Δ transformers will give an overall 12-pulse operation and offers a better harmonic performance. The output voltage will have a twelve pulse waveform, with harmonics of the order of 12r±1. Thus the twelve pulse inverter will have $11^{th}$, $13^{rd}$, $23^{rd}$, $25^{th}$, .... harmonics with amplitudes of $1/11^{th}$, $1/13^{th}$, $1/23^{rd}$, $1/25^{th}$, .... respectively of the fundamental ac voltage.

The relationship between the phase-to-phase voltage and the phase-to-neutral voltage is expressed as:

$$v_{abn} = (-1)^{1 + \frac{n}{3}} \sqrt{3} v_{anm}$$ \hspace{1cm} (8)

For obtaining 12-pulse inverter the VSI output is connected to a $Y$-$Y$ transformer with a 1:1 turn ratio, and the line to neutral voltage using equation (8) can be expressed as:

$$v_{an}(t) = \frac{1}{\sqrt{3}} \sum_{m=1}^{\infty} V_{abnm} \sin m\omega t \sin \left( \frac{m\omega t}{3} \right)$$ \hspace{1cm} (9)

$\forall m = 6r \pm 1, r = 0, 1, 2, .....$

If the VSI produces phase-to-phase voltages lagging by 30° with respect to VSI and with the same magnitude, it is given by

$$v_{ab}(t) = \sum_{m=1}^{\infty} V_{bnm} \sin m\omega t$$ \hspace{1cm} (10)

If this inverter output is connected to a $\Delta$-$Y$ transformer with a 1:1/$\sqrt{3}$ turn ratio, the line-to-neutral voltage in the $Y$-connected secondary will be

$$v_{anY}(t) = \sum_{m=1}^{\infty} V_{anm} \sin m\omega t$$ \hspace{1cm} (11)

Therefore line-to-line voltage in the secondary side is

$$v_{abY}(t) = \sum_{m=1}^{\infty} \sqrt{3} V_{anm} \sin \left( m\omega t + \frac{m\pi}{6} \right)$$ \hspace{1cm} (12)

The 12-pulse inverter output is obtained by adding the equations (5) and (12).

$$v_{ab}(t) = v_{ab}(t)_1 + v_{abY}(t)_2$$ \hspace{1cm} (13)

$$v_{ab}(t) = \sum_{m=1}^{\infty} V_{abnm} \sin \left( m\omega t + \frac{m\pi}{6} \right)$$ \hspace{1cm} (14)

$\forall m = 12r \pm 1, r = 0, 1, 2, .....$
since \( V_{ab_{2n}} = V_{ab_{n}} + \sqrt{3}V_{an_{n}} = 2V_{ab_{n}} \)

\[
\therefore v_{ab}(t)_{12} = 2 \sum_{m=1}^{\infty} V_{ab_{m}} \sin \left( \omega t + \frac{mn}{6} \right) \quad (15)
\]

Similarly two twelve pulse inverters phase shifted by 15° from each other can provide a 24-pulse inverter, with much lower harmonics in the ac side. The ac output voltage will have 24r±1 order harmonics, i.e., 23rd, 25th, 47th, 49th…… harmonics, with magnitudes of 1/23rd, 1/25th, 1/47th, 1/49th…… respectively, of the fundamental ac voltage. Thus the output voltage of twenty four pulse inverter is obtained as:

\[
v_{ab_{24}}(t) = 4 \sum_{m=1}^{\infty} V_{ab_{m}} \sin \left( \omega t + \frac{22.5}{m} m + 7.5 x \right) \quad (16)
\]

\[
v_{an_{24}}(t) = 4 \sum_{m=1}^{3} V_{ab_{m}} \sin \left( \omega t + \frac{22.5}{m} m - 22.5 x \right) \quad (17)
\]

where \( x = 1 \) for positive sequence harmonics

\( x = -1 \) for negative sequence harmonics

\( \forall m = 24r \quad , \quad r = 0, 1, 2,...... \)

In order to eliminate the 23rd and 25th harmonic components, the conduction angle of the inverter is set to \( \sigma = 172.5° \) by choosing \( m = 24 \) in equation (1). This configuration produces almost a near sinusoidal output voltage since the lowest significant harmonic component is the 47th harmonic.

V. HARMONIC NEUTRALIZATION

The magnitude and phase angle of the harmonic components present at the outputs of the diode clamped multilevel inverters VSI1 to VSI4 are given in Figs.4-7 respectively. Since the harmonic components 5, 7, 17, 19, 29, 31, 41, 43… present in adjacent inverters (VSI1 and VSI2, VSI3 and VSI4) are out of phase and have the same magnitude, they cancel each other. Similarly the harmonic components 11, 13, 35, 37…present in the adjacent pairs of inverters are also cancelled. The harmonic components 23, 25, 47, 49… which are in phase in all the four inverters add up with each other. This results to a 24-pulse inverter with the harmonic components in the order of 24r±1. Fig.8 displays the harmonic components of the 24-pulse inverters.

VI. SIMULATION RESULTS AND DISCUSSION

The 24-pulse inverter obtained by combining MPI and MLI is simulated using MATLAB/Simulink to analyze the harmonics in its output voltage. A dc source of 2000 volts is used at the input side. The load is a star connected RL load of 10 ohm resistance and 0.1 H inductance connected in series. In order to reduce the magnitude of 23rd and 25th harmonics the conduction angle of the inverter is set to \( \sigma = 172.5° \). The output voltage expressions derived for the 24-pulse inverter are validated with simulated results and are highlighted in Table II. The combined multipulse-multilevel
inverter configuration produces almost a near sinusoidal output voltage with a total harmonic distortion of about 3.81% as depicted in Figs. 9 and 10 respectively.

<table>
<thead>
<tr>
<th>Significant Harmonics</th>
<th>Peak output voltage (volts)</th>
<th>Analytical</th>
<th>Simulation</th>
</tr>
</thead>
<tbody>
<tr>
<td>23rd</td>
<td>25.095</td>
<td>25.21</td>
<td></td>
</tr>
<tr>
<td>25th</td>
<td>23.087</td>
<td>24.27</td>
<td></td>
</tr>
<tr>
<td>47th</td>
<td>187.36</td>
<td>189.56</td>
<td></td>
</tr>
<tr>
<td>49th</td>
<td>179.715</td>
<td>183.02</td>
<td></td>
</tr>
</tbody>
</table>

Table II: Comparison of Analytical and Simulated Results

![Fig 9 Multipulse-multilevel inverter output voltage](image)

![Fig 10 Multipulse-multilevel inverter output voltage THD](image)

VII. CONCLUSION

A combined multipulse-multilevel inverter topology suitable for high power applications has been proposed. The pulse pattern and the phase shifting transformer arrangement for harmonic neutralization have been discussed in detail. The analytic expressions for the proposed inverter topology are derived using Fourier series and found to closely agree with the simulated results. This new inverter configuration produces almost three phase sinusoidal voltage and maintains THD well below 4%. Thus the proposed inverter is highly suitable for power system applications.

REFERENCES


B. Geetha Lakshmi received Bachelor of Engineering in 1996 and Master of Engineering in 1999 from Bharathidasan University. She is completed her Ph.D work in power electronics applications in power systems. She published paper in international journals and presented research papers in various international conferences. Her areas of interest include power converters such as ac-dc-ac converters, matrix converter and power factor correction techniques.

P. Mananjay purchased Bachelor of Science from University of Madras in 1978, Bachelor of Technology in 1982 and Master of Engineering in 1984 from the Madras Institute of Technology, Chennai and Ph.D degree from Anna University, Chennai in 1998. He is working as a Professor and Head of the Department of Electronics and Communication Engineering, Pondicherry Engineering College, Pondicherry, India. He has more than 60 publications in National and International Journals. He has presented more than 130 papers in National and International conferences. He has produced 6 Ph.D candidates and is currently guiding eight Ph.D students. His areas of interest include power electronics application in power system, ATM Networks, Wireless Communication and Spread spectrum Techniques.