An Effective Space-Vector PWM Method for Multi-level Inverter Based on Two-level Inverter

P.Satish Kumar, J.Amarnath and S.V.L.Narasimham

Abstract—In this paper, an effective space vector pulse width modulation (SVPWM) method for multi-level inverter fed induction motor is presented. This method is based on SVPWM method for two-level inverter. As the number of level increasing, the SVPWM method becomes more and more complex. An intrinsic relationship between multi-level and two-level is developed and by using a linear transformation, the switching time of vectors for two-level inverter can be transformed for multi-level inverter. A novel classification of voltage vectors is proposed to determine switching sequence. This method can be extended for N-level inverter also. The simulation is carried out up to the nine-level inverter fed induction motor and the results are provided. The results have been good agreement with the published work.

Index Terms—Multi-level inverter, SVPWM, modulation index, induction motor.

I. INTRODUCTION

Multi-level diode clamped voltage fed inverters are recently becoming very popular for multi-megawatt power applications. The main advantage of such an inverter topology is voltage division, i.e., the output voltage is produced through small steps of voltage, and therefore the individual switches are submitted only to these small voltages steps [1]. The other advantages are low harmonic distortion at output, low $\frac{dv}{dt}$ and extended range of under modulation. The multilevel inverters have many advantages than two-level inverters like low harmonic distortion of the ac currents, low switching losses, less blocking voltage of the switching device. But it has the disadvantages like the increased number of switching devices and the complex control algorithm. To control multilevel converters, the pulse width modulation (PWM) strategies are the most effective, especially the space vector pulse width modulation (SVPWM) one, which has equally divided zero voltage vectors describing a lower total harmonic distortion [2].

Several studies apply the SVPWM to the multi-level inverter [3]. These works use a typical SVPWM method, which approximate the output voltage by using the nearest three output vectors. When the reference vector changes from one region to another, it may induce an output vector abrupt change. In addition we need to calculate the switching sequences and switching time of the state at every change of reference voltage location. Thus the complexity is greatly increasing with increasing the level of the inverter.

Traditionally, three phase voltage is transformed reference voltage vector, the angle and amplitude of reference voltage vector is used to calculate the duration-time of voltage vector. But, as the level is increasing, the control algorithm becomes more and more complex [8].

In this paper an effective SVPWM method for multi-level VSI is proposed based on the intrinsic relation between multi-level and two-level inverter. In this method, the dwelling time of vector calculation is derived from two-level inverter. By using a linear transformation, the dwell time of vectors for two-level VSI can be transformed for multi-level VSI. A novel classification of voltage vectors is proposed to determine switching pattern of PWM sequence and applied for nine-level inverter shown in Fig. 1 and can be extended to n-level inverter also.

II. THE RELATIONSHIP BETWEEN THREE-LEVEL AND TWO-LEVEL INVERTER

In case of nearest three vector (NTV) approach, the first step of SVPWM is to confirm a sub-section that reference vector located in, and the second step is calculation of the dwell time. As the number of level of inverters increasing, the sub-section is very small, so the completion of the algorithm of sub-section...
is not impossible in one sample period, if traditional SVPWM for multi-level inverters. In this section, a novel SVPWM method for multi-level inverters is proposed.

A. SVPWM algorithm for two-level inverters

The space vector diagram of two-level inverter is as shown in Fig. 2. The reference voltage vector can be defined as

\[ V^* = V_A + V_B e^{2\pi j/3} + V_C e^{4\pi j/3} \]  

(1)

The basic idea of SVPWM is to compensate the required volt-seconds using discrete switching states and their on-times. The equation is

\[
\begin{bmatrix}
V_{1x} \\
V_{1y} \\
V_{1z}
\end{bmatrix}
= \begin{bmatrix}
1 & 0 & 0 \\
0 & 1 & 0 \\
0 & 0 & 1
\end{bmatrix}
\begin{bmatrix}
V_x^*T \\
V_y^*T \\
T
\end{bmatrix}
\]  

(2)

The dwelling time of vector can be calculated as

\[
t_1' = mT \sin(\frac{\pi}{3} - \theta)
\]

\[
t_2' = mT \sin(\theta)
\]

\[
t_0' = T - t_1' - t_2'
\]  

(3)

\[ m = \sqrt[3]{\frac{\text{Var}}{\text{ULd}}} \] = modulation index, \( \theta \) is rotation angle of reference vector, \( t_1', t_2' \) and \( t_0' \) are dwell time of voltage vector \( V_1', V_2' \) and \( V_0' \) respectively.

![Fig. 2 Space vector diagram of two-level inverter](image)

B. The rule of section determination

The NTV algorithm chooses states exclusively based on their proximity to the reference vector position, disregarding any other criterion, which leads to the lowest ripple at the terminals and the best THD. This approach of choosing the NTVs prevents large steps in the pole-to-pole voltage and if the redundant states are chosen appropriately within a switching period, adjacent state switching can be obtained on all three pole voltages as well, minimizing switching events and losses. The triangle formed by the voltage vectors \( V_0, V_1 \) and \( V_2 \). This triangle is divided into four small triangles \( A1, A2, A3 \) and \( A4 \). In the space vector voltage PWM, generally, output voltage vector is formed by its nearest three vectors in order to minimize the harmonic components of the output voltage and the current. The duration of each vector can be calculated by vector calculation. The three-level inverter can be seen as a two-level inverter of full DC bus.

C. The Space vector dwell time calculation

The space vector diagram for three-level inverter is shown in Fig. 3. The dwell time of vector should satisfy the equation

\[
t_1' + t_2' + t_3' = T
\]  

(4)

That is

\[
\begin{bmatrix}
V_{1x} & V_{1y} & V_{1z} \\
V_{2x} & V_{2y} & V_{2z} \\
1 & 1 & 1
\end{bmatrix}
\begin{bmatrix}
t_1' \\
t_2' \\
t_3'
\end{bmatrix}
= \begin{bmatrix}
V_x^*T \\
V_y^*T \\
T
\end{bmatrix}
\]  

(5)

The relationship between voltage vector of two-level and three-level is

\[
V_{fa}V_{1a} + bV_{1b} = \{qV_{1a}V_{1b}V_{1c} + jV_{1a}V_{1b}V_{1c}\}
\]

\[
V_{fa}V_{2a} + bV_{2b} = \{qV_{2a}V_{2b}V_{2c} + jV_{2a}V_{2b}V_{2c}\}
\]

\[
V_{fa}V_{3a} + bV_{3b} = \{qV_{3a}V_{3b}V_{3c} + jV_{3a}V_{3b}V_{3c}\}
\]  

(6)

Describe eq. (6) as matrix form, and substitute in eq. (5) it gives

\[
\begin{bmatrix}
V_{1x} & V_{1y} & V_{1z} \\
V_{2x} & V_{2y} & V_{2z} \\
1 & 1 & 1
\end{bmatrix}
\begin{bmatrix}
a_1 \\
b_1 \\
1
\end{bmatrix}
= \begin{bmatrix}
V_x^*T \\
V_y^*T \\
T
\end{bmatrix}
\]  

(7)

Comparing eq. (2) with eq. (7) it gives

\[
\begin{bmatrix}
a_1 \\
b_1 \\
1
\end{bmatrix}
= \begin{bmatrix}
t_1 \\
t_2 \\
t_3
\end{bmatrix}
\]  

(8)

The matrix in eq. (8) is also reversible, otherwise the nearest three vectors are located on one same line, and it conflict with the basic rule of NTV approach. So the dwell time for three-level inverter can be described as

\[
\begin{bmatrix}
a_1 \\
b_1 \\
1
\end{bmatrix}
= \begin{bmatrix}
t_1 \\
t_2 \\
t_3
\end{bmatrix}
\]  

(9)

By solution eq. (9), the dwell time of vectors for three-level inverter can be acquired. There is a simple linear relationship between dwell time for two-level inverter and three-level inverter. Using a linear transformation, the dwell time of vectors for three-level inverters can be calculated easily. This method can be extended to five or more level inverter simply.

III. CLASSIFICATION OF VOLTAGE VECTOR AND SWITCHING PATTERN GENERATION

A. Three-level Inverter

The switching states of three-level inverter can be classified in to four groups and represented by a space vector diagram as shown in Fig. 3. They can be classified into zero vectors, small vectors (vertices of inner hexagon), medium vectors (mid-points of sides of outer hexagon), and large vectors (vertices of outer hexagon). Both the zero and small vectors have redundant switching states. The DC bus voltage is split into three levels by using two dc capacitors, \( C_1 \) and \( C_2 \). Each

244
capacitor has \(V_{dc}/2\) volts and each voltage stress will be limited to one capacitor level through clamping diodes. In case of 3-level NPC inverter, clamping diodes clamped the dc bus voltage into three voltage level, \(+V_{dc}/2\), \(0\) and \(-V_{dc}/2\). And there are \(N^3\) possible states i.e., 27 states for three level inverter and it consists of \((3-1)\) capacitors on the DC bus, \(2(3-1) = 4\) switching devices per phase and \(2(3-2) = 2\) clamping diodes per phase.

For describing the switching sequence of voltage vectors, a new method to classify vector is introduced in this paper. We divide all voltage vectors into X group and Y group, as shown in Table II. The standard of classification is the present vector that is belongs to group X, if only one level changing in one phase, the next vector belongs to Y. All LVVs belong to group X, and all MVVs belong to group Y. The LSVV and USVV, that locate in same place, are belong to group X and group Y respectively. Such as, 100 is belong to group X, 211 is belong to Y. If the present vector is 010, that belong to group X, it can reach 110, 020, 011 after one switching operation in only one phase, the new voltage vectors belong to group Y all. By using this method of classification, there are two X-group vectors and two Y-group vectors in outer sextant, and three X-group vectors and two Y-group vectors in middle sextant, and four X-group vectors and three Y-group vectors in inner sextant.

According the criteria proposed in previous section, it can be seen that the output vector always alternate between X-group and Y-group. After odd times varying, vector reach the other group, and even times varying, vector reach the same group.

### TABLE II: CLASSIFICATION OF VOLTAGE VECTORS ACCORDING TO SWITCHING SEQUENCE

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>(111)</td>
<td>(1,00),(010),(1,01),(1,10),(1,11)</td>
</tr>
<tr>
<td>(000),(222)</td>
<td>(110),(101),(112),(121),(122)</td>
</tr>
<tr>
<td>(210),(120),(201),(202)</td>
<td>(200),(220),(202)</td>
</tr>
</tbody>
</table>

### TABLE III: SWITCHING SEQUENCE

<table>
<thead>
<tr>
<th>Region</th>
<th>(ON-Sequence)</th>
<th>(OFF-Sequence)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A2</td>
<td>211-210-200-100</td>
<td>100-200-210-211</td>
</tr>
<tr>
<td>A3</td>
<td>221-220-210-110</td>
<td>110-210-220-221</td>
</tr>
<tr>
<td>A4</td>
<td>211-210-110-100</td>
<td>110-210-211-221</td>
</tr>
</tbody>
</table>

#### B. Nine-level Inverter

The schematic diagram of nine-level inverter is shown in Fig. 1. The dc bus voltage is split into nine levels by using eight dc capacitors, \(C_1\), \(C_2\), \(C_3\), \(C_4\), \(C_5\), \(C_6\), \(C_7\) and \(C_8\). Each capacitor has \(V_{dc}/8\) volts and each voltage stress will be limited to one capacitor level through clamping diodes. In case of nine-level inverter, clamping diodes clamped the dc bus voltage into three voltage level, \(+V_{dc}/8\), \(+V_{dc}/8\), \(+V_{dc}/8\), \(+V_{dc}/8\), \(-V_{dc}/8\), \(+V_{dc}/8\), \(+V_{dc}/8\), \(-V_{dc}/8\), \(-V_{dc}/8\), \(-V_{dc}/8\). And there are \(N^3\) possible states i.e., 729 states for nine-level inverter and it consists of \((9-1)\) capacitors on the DC bus, \(2(9-1) = 16\) switching devices per phase and \(2(9-2) = 14\) clamping diodes per phase.

The space vector modulation diagram of the nine-level inverter is divided into six sextants, and each sextant is divided into sixty-four triangular regions in order show the
The voltage vectors of nine-level inverter are divided into X group and Y group, as shown in Table IV. The procedure of selecting the voltage vector of X and Y groups is similar to that of three-level inverter. Table V shows the switching ON sequence and OFF sequence for all the regions of sextant-I of nine-level inverter.

![Space vector diagram of nine-level inverter in sextant-I](image)

**Fig. 4 Space vector diagram of nine-level inverter in sextant-I**

**TABLE IV: CLASSIFICATION OF VOLTAGE VECTORS ACCORDING TO THEIR SWITCHING SEQUENCE**

<table>
<thead>
<tr>
<th>Region</th>
<th>X</th>
<th>Y</th>
</tr>
</thead>
</table>

Then triangle can be named by a three-dimension array, for example Section $[\lambda_0 \lambda_1 \lambda_2]$. Fig. 5 is space vector diagram of nine-level inverter.

**TABLE V: SWITCHING PATTERN**

<table>
<thead>
<tr>
<th>Region</th>
<th>ON-Sequence</th>
<th>OFF-Sequence</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.20</td>
<td>811-810-800-700</td>
<td>700-800-810-811</td>
</tr>
<tr>
<td>1.21</td>
<td>811-810-710-700</td>
<td>710-810-811-821</td>
</tr>
</tbody>
</table>

**IV. ALGORITHM EXTENDED TO N-LEVEL INVERTERS**

The SVPWM algorithm for N-level inverter, the first step is to identify triangle that reference vector located in. Then the voltage vectors located on acmes of triangle be used to synthesize the reference vector. As discussion above, we regard N-level inverter is seen as a two level inverter of full DC bus. The dwell times of vectors that be used to synthesize reference vector can be calculated in two-level inverter. For simplifying discussion, we name triangle by a three dimension array, which is defined as

$$\lambda_1 = \text{floor} \left[ \frac{1}{2} \left( \frac{N - 1}{1} \right) \right]$$

$$\lambda_2 = \text{floor} \left[ \frac{1}{2} N - 1 \right]$$

Then triangle can be named by a three-dimension array, for example Section $[\lambda_0 \lambda_1 \lambda_2]$. Fig. 5 is space vector diagram of nine-level inverter.

![Space vector diagram of nine-level inverter in sextant-I](image)

**Fig. 5 Space vector diagram of nine-level inverter in sextant-I**
We can get the following conclusions:

1) There is only one bit is changed between names of adjacent triangles.

2) The last bit each row is the same, the similar conclusion of other condition can be acquired easily.

3) If reference vector is located on acmes of triangle, we can get $\lambda_1 + \lambda_2 + \lambda_0 = N - 1$.

4) The 3 bits code’s sum of the triangle which has the same direction with the vector’s triangle of two-level inverter is concluded as $\lambda_1 + \lambda_2 + \lambda_0 = N - 2$.

5) The 3 bit code’s sum of the triangle which has the opposite direction with the vector’s triangle of two-level inverter is concluded as $\lambda_1 + \lambda_2 + \lambda_0 = N - 3$.

After identifying the triangle reference vector located in it, we can choose the voltage vector of NTVs to compound reference vector. As shown in Fig.6, according to volt-second balancing principle, the relation of synthesizing of voltage vector to reference vector is:

$$t_1V_1^r + t_{2,N}V_{2,N} + t_{3,N}V_{3,N} = V^r T_x$$
$$t_{1,N} + t_{2,N} + t_{3,N} = T_x$$

That is

$$\begin{bmatrix} V_{1,i} & V_{2,i} & V_{3,i} \\ V_{1,i} & V_{2,i} & V_{3,i} \\ 1 & 1 & 1 \\ \end{bmatrix}\begin{bmatrix} t_{1,i} \\ t_{2,i} \\ t_{3,i} \end{bmatrix} = \begin{bmatrix} V_{1,i}^r \\ V_{2,i}^r \\ V_{3,i}^r \\ \end{bmatrix} \begin{bmatrix} T_x \\ \end{bmatrix}$$

In N-level there is a mapping relation between the three near vector used to synthesize vector and the two nonzero vector of the two-level, which is:

$$V_1 = a_1 V_{1,2} + b_1 V_{2,2}$$
$$V_2 = a_2 V_{1,2} + b_2 V_{2,2}$$
$$V_3 = a_3 V_{1,2} + b_3 V_{2,2}$$

(13)

Changing (13) into matrix and put it into (12). In complex plane, we can conclude that:

$$\begin{bmatrix} V_{1,i} & V_{2,i} & 0 \\ V_{1,i} & V_{2,i} & 0 \\ 1 & 1 & 1 \end{bmatrix}\begin{bmatrix} t_{1,i} \\ t_{2,i} \\ t_{3,i} \end{bmatrix} = \begin{bmatrix} V_{1,i}^r \\ V_{2,i}^r \\ T_x \end{bmatrix}$$

(14)

From two-level to N-level inverter, we define the voltage vector transition matrix is:

$$R = \begin{bmatrix} a_1 & a_2 & a_3 \\ b_1 & b_2 & b_3 \end{bmatrix}$$

(15)

It's easy to prove that matrix $R$ is reversible. Because of the existing of inverse transformation, the inverse transform matrix $R^{-1}$ is just the transform matrix from two-level vector response time to N-level vector response time.

$$\begin{bmatrix} a_1 & a_2 & a_3 \\ b_1 & b_2 & b_3 \end{bmatrix}\begin{bmatrix} t_{1,i} \\ t_{2,i} \\ T_x \end{bmatrix} = \begin{bmatrix} V_{1,i}^r \\ V_{2,i}^r \\ T_x \end{bmatrix}$$

(16)

By solution of the equations above, we can carry out the dwell time of the each vector of the nearest three vectors which is used to synthesizing the reference vector. We can set that there is a simple linear mapping relation between the dwell time of vectors in the N-level inverter and its counterpart in the two level inverter’s SVPWM arithmetic. The analysis of N-level inverter’s space vector is very helpful for us to understand SVPWM algorithm for N-level inverter and its advantage and disadvantage.
to N-level inverter are, respectively:

\[
R_{\text{positive}} = \begin{bmatrix}
\frac{\lambda_1}{N} & \frac{\lambda_1 + 1}{N} & \frac{\lambda_1}{N} \\
\frac{\lambda_2}{N} & \frac{\lambda_2 + 1}{N} & \frac{\lambda_2}{N} \\
\frac{\lambda_3}{N} & \frac{\lambda_3 + 1}{N} & \frac{\lambda_3}{N}
\end{bmatrix}
\]  (19)

\[
R_{\text{negative}} = \begin{bmatrix}
-(N-1) & -(N-1) \\
0 & -(N-1) \\
-(N-1) & -(N-1)
\end{bmatrix}
\]  (20)

The above matrix is the transition matrix for positive triangle to convert two level control timing to N level control timing. As to negative triangle, we can conclude the vector and the transition matrix are:

\[
V_{1,N} = \frac{1}{N-1} \{ (\lambda_1[100] + \lambda_2[110] + \gamma[111])
\]

\[
V_{2,N} = \frac{1}{N-1} \{ (\lambda_1[100] + (\lambda_2 + 1)[110] + \gamma[111])
\]

\[
V_{3,N} = \frac{1}{N-1} \{ (\lambda_2[100] + (\lambda_2 + 1)[110] + \gamma[111])
\]  (21)

V. RESULTS AND DISCUSSION

The proposed method is verified by designing a model for N-level inverter and simulated as three-level, five-level, seven-level and nine-level inverter. Fig. 9 shows the line to line voltages and harmonic spectrum of three-level, five-level, seven-level and nine-level inverters. These are entirely the same as traditional SVPWM algorithm and it shows that as the level of inverter is increasing the line voltage is nearly standard sine wave. Fig. 10 shows the stator current, speed and torque of nine-level inverter fed three phase induction motor. Table IV shows the comparison between different levels of inverters. It shows that the THD, rms current and torque ripples are decreasing as the level of inverter increases. In the simulation analysis to the more level, it just modify the level setting number N, therefore it indicate the algorithm is flexible and transplantable.

![Flow chart in N-level inverter selection of vector and dwell time](image)

Fig. 8 Flow chart in N-level inverter selection of vector and dwell time

\[
R_{\text{negative}} = \begin{bmatrix}
\frac{\lambda_1}{N} & \frac{\lambda_1 - 1}{N} & \frac{\lambda_1}{N} \\
\frac{\lambda_2}{N} & \frac{\lambda_2 + 1}{N} & \frac{\lambda_2}{N} \\
\frac{\lambda_3}{N} & \frac{\lambda_3 + 1}{N} & \frac{\lambda_3}{N}
\end{bmatrix}
\]  (22)

From the analysis it is clear that SVPWM algorithm for any level inverter can be deduced by SVPWM algorithm for two-level. There is a simple transition matrix between them. The flow chart of SVPWM method for N-level inverter is shown in Fig.8.
Fig. 9 Line to line voltages of Multi-level Inverters and Harmonic analysis

Fig. 10 Stator current, speed and torque of nine-level inverter fed induction motor

### TABLE IV: COMPARISON BETWEEN MULTI-LEVEL INVERTERS

<table>
<thead>
<tr>
<th>S.N o.</th>
<th>Level of Inverter</th>
<th>THD</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Three-level</td>
<td>10.95%</td>
</tr>
<tr>
<td>2</td>
<td>Five-level</td>
<td>4.82%</td>
</tr>
<tr>
<td>3</td>
<td>Seven-level</td>
<td>4.65%</td>
</tr>
<tr>
<td>4</td>
<td>Nine-level</td>
<td>3.09%</td>
</tr>
</tbody>
</table>

### TABLE V: SIMULATION PARAMETERS

<table>
<thead>
<tr>
<th>SVPWM Parameters</th>
<th>DC Supply voltage $E = 400V$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Modulation index $m = 0.81$</td>
<td>No. of switching intervals $n = 66$</td>
</tr>
<tr>
<td>$T_s = 300μsec$</td>
<td>Induction Motor Parameters</td>
</tr>
<tr>
<td>2 H.P, 4-pole, 400V, 50Hz, 1500rpm, $R_s = 1.405Ω$, $R_r = 1.395Ω$, $L_s = L_r = 0.005839H$, $L_m = 0.1722H$,</td>
<td></td>
</tr>
</tbody>
</table>

### VI. CONCLUSION

In this paper, an effective space vector pulse width modulation (SVPWM) method for multi-level inverter fed induction motor is proposed based on SVPWM method for two-level inverter. An intrinsic relationship between multi-level and two-level is developed and by using a linear transformation, the switching time of vectors for two-level inverter can be transformed for multi-level inverter. A novel classification of voltage vectors is proposed to determine switching sequence. This method can be extended for N-level inverter also. The validity of this method is verified with simulation platform. The simulation is carried out up to the nine-level inverter and verified the results. The results have
been good agreement with the published work.

REFERENCES


P. Satish Kumar was born in Karimnagar, Andhra Pradesh, INDIA in 1974. He obtained the B.Tech degree in electrical engineering from JNTU College of Engineering, Kakinada, A.P., INDIA in 1996 and the M.Tech degree in power electronics from JNTU College of engineering, Hyderabad in 2003. He worked in various Private Engineering Colleges in Andhra Pradesh for more than eleven years as Associate Professor in the Department of Electrical and Electronics Engineering. Presently he is Senior Assistant Professor in the Department of Electrical Engineering, University College of Engineering, Osmania University, Hyderabad, INDIA. He is presently pursuing Doctoral degree from J.N.T.U. Hyderabad. He presented many research papers in various national and international conferences and journals. His research interests include Power Electronics Drives and Multilevel inverters.

S.V.L. Narasimham was born in Bellari, Karnataka State in India in 1961. He received his Bachelors Degree in Electrical and Electronics Engineering in 1982 from JNTU College of Engineering, Jawaharlal Nehru Technological University (JNTU). He obtained his Masters Degree in Electrical Power Systems in 1987, Masters Degree in Computer Science in 1995 and Ph.D. in 2000 all from JNT University. He joined JNTU as Lecturer in Electrical Engineering in 1991 and is presently professor in Computer Science in School of Information Technology, JNTU. He is guiding many Ph.D. Students and presented more than 50 research papers in various conferences and Journals. He worked as Officer of Special Duty for Andhra Pradesh Transmission Corporation during May 2003 to February 2005. He worked as Senior Manager, e-Projects on Deputation in Centre for Good Governance, a DFID funded AP State Government initiative, during April 2003 to March 2006, where he has exposure to various Government Systems including Power Sector, IT Initiatives and Irrigation. Dr. S.V.L Narasimham is a Fellow of Institution of Engineers India. His areas of interest are Energy Optimization and Audit, Distribution Systems in Electrical Engineering, Image Processing, Character Recognition, Home Automation and Software Engineering in Computer Science Areas.

J.Amarnath graduated from Osmania University in the year 1982, M.E from Andhra University in the year 1984 and Ph.D. from J.N.T. University, Hyderabad in the year 2001. He is presently Professor in the Department of Electrical and Electronics Engineering, JNTU College of Engineering, Hyderabad, India. He presented more than 60 research papers in various national and international conferences and journals. His research areas include Gas Insulated Substations, High Voltage Engineering, Power Systems and Electrical Drives.