Abstract—This paper conducts a thorough study of the schedulability and predictability questions for a custom designed CPU architecture, named Multi Pipeline Register Architecture (nMPRA). The nMPRA CPU implementation uses replication and remapping techniques for the program counter, general purpose registers and pipeline registers, providing predictability and hardware-based isolation for hard real-time threads. We describe the real-time scheduling tests on nMPRA processor architecture, including also a fine-grained multithreading configuration. The present paper highlights several solutions to improve the performance of CPU architectures and to overcome the overhead inconveniences of the Operating Systems.

Index Terms—Fine-grained multithreading, hardware scheduler, pipeline, hard real-time, predictable.

The author is with the Faculty of Electrical Engineering and Computer Science, Stefan cel Mare University of Suceava, Suceava, Romania.

Cite:Ionel Zagan, "Real-Time Evaluation of nMPRA CPU Architecture Based on Multithreaded Execution," International Journal of Computer and Electrical Engineering vol. 7, no. 6, pp. 424-429, 2015.