Abstract—The recent trends in the developments and advancements in the area of low power VLSI Design are surveyed in this paper. Though Low Power is a well established domain, it has undergone lot of developments from transistor sizing, process shrinkage, voltage scaling, clock gating, etc., to adiabatic logic. This paper aims to elaborate on the recent trends in the low power design.

Index Terms—Multi threshold, dynamic voltage and frequency scaling, split level charge recovery logic, efficient charge recovery logic, positive feedback adiabatic logic, pre-resolve and sense adiabatic logic.

The authors are with the Department of ECE, RMK Engineering College, India.

Cite:R. Sivakumar, D. Jothi, "Recent Trends in Low Power VLSI Design," International Journal of Computer and Electrical Engineering vol. 6, no. 6, pp. 509-523, 2014.